


NOTES:


1. Altera Stratix Schematic Symbol Breakdown:
 - (a) Bank1 - DDR SDRAM DEVICES
 - (b) Bank2 - DDR SDRAM DEVICES
 - (c) Bank3 - RLD RAM II SIO DEVICES
 - (d) Bank4 - RLD RAM II CIO DEVICES
 - (e) Bank5 - GENERAL PURPOSE I/O
 - (f) Bank6 - GENERAL PURPOSE I/O
 - (g) Bank7 - DDR SDRAM DIMM
 - (h) Bank8 - DDR SDRAM DIMM
 - (i) Configuration/GPIO
 - (j) Clocks/GPIO
 - (k) VCCINT/GND
 - (l) VCCIO/GND

Stratix II Memory Board 1 Block Diagram



REV	DATE	PAGES	DESCRIPTION
A	10/18/2004	all	Design Release


PAGE	DESCRIPTION
1	TITLE, NOTES, REVISION HISTORY
2	STRATIX II PACKAGE LAYOUT
3	POWER SUPPLY 1
4	POWER SUPPLY 2
5	STRATIX II PLL AND POWER
6	STRATIX II VTC SENSE
7	CLOCK CIRCUITRY
8	MAX CONFIGURATION
9	MAX II CONFIGURATION 256 FBGA
10	STRATIX II BANK 3, 4
11	RLDRAM II SIO
12	RLDRAM II SIO TERMINATIONS
13	RLDRAM II CIO 1
14	RLDRAM II CIO 1 TERMINATIONS
15	RLDRAM II CIO 2
16	RLDRAM II CIO 2 TERMINATIONS
17	STRATIX II BANK 1, 2
18	DDR SDRAM PAGE 1
19	DDR SDRAM TERM PAGE 1 (SHARED)
20	DDR SDRAM A AND B TERMINATIONS
21	DDR SDRAM PAGE 2
22	DDR SDRAM C AND D TERMINATIONS
23	STRATIX II BANK 7, 8
24	DDR SDRAM DIMM
25	DDR SDRAM DIMM TERM PAGE 1
26	DDR SDRAM DIMM TERM PAGE 2
27	STRATIX II BANK 5, 6
28	SRAM and FLASH
29	10/100 ETHERNET
30	RS-232
31	DEBUG PROTO HEADERS
32	SEVEN SEGMENT DISPLAYS AND LEDS
33	PUSH BUTTONS / DIP SWITCHES
34	STRATIX II DECOUPLING CAPS
35	MAX II SSO, TQ144



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Monday, October 18, 2004	Sheet: 1	of 35

Stratix II Memory Board IO Bank Diagram

Stratix II F1020 Package Top View



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Wednesday, August 04, 2004	Sheet 2	of 35

Power Supply 1 of 2


9V - 20V
DC Input

(Board Max 60W)

6 1.2V_INT_SENSE_P
6 1.2V_INT_SENSE_N


+1.2V @ 15A

+3.3V @ 7A



Main Power Switch

J18 BANANA JACK
1.5V/1.8V @ 1.5A



- RLD_PWR RLD_PWR 4,33
- VCCIO_RLD_SEL VCCIO_RLD_SEL 33
- 1.2V_SHDN 1.2V_SHDN 33
- 3.3V_SHDN 3.3V_SHDN 33




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Friday, August 20, 2004	Sheet: 3	of 35

Power Supply 2 of 2


ADD GND TESTPOINTS ON TOP AND BOTTOM OF BOARD FOR PROBING.

RLD_PWR 3,33
VCCIO_ENABLE 8,9,33



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size	Document Number	Rev
	150-0310121-01	A
Date:	Wednesday, October 20, 2004	Sheet 4 of 35

Stratix II PLL & Power




CPLD INTERFACE
 CPLD_USER[1..0] CPLD_USER[1..0] 8,9



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Wednesday, August 04, 2004	Sheet 5	of 35


Stratix II Voltage, Temperature, & Current Sense

Current Sense




S_OVERTEMPn	RN26A	1	16	10K
S_ALERTn	RN26B	2	15	10K
S_SMB_CLK	RN26C	3	14	10K
S_SMB_DATA	RN26D	4	13	10K
	RN26E	5	12	10K
	RN26F	6	11	10K
	RN26G	7	10	10K
	RN26H	8	9	10K

Voltage Sense




Temperature Sense



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title: Stratix II Memory Board I			
Size: B	Document Number:	150-0310121-01	Rev: A
Date: Friday, August 20, 2004	Sheet: 6	of: 35	






Clock Circuitry




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Tuesday, October 19, 2004	Sheet 7	of 35










Max Configuration



CONFIGURATION EXPANSION MASTER







CONFIGURATION EXPANSION SLAVE



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title		
Stratix II Memory Board I		
Size	Document Number	Rev
B	150-0310121-01	A
Date:	Wednesday, October 20, 2004	Sheet 8 of 35

MAX II Configuration



**MAX II 256 FBGA
EPM1270**



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 9	of 35






Stratix II Bank 3, Bank 4




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 10	of 35




RLDRAM II SIO




PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM




PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM




HSTL1
BYPASS CAPS FOR RLDRAM II SIO




BYPASS CAPS FOR RLDRAM II SIO



BYPASS CAPS FOR RLDRAM II SIO









BYPASS CAPS FOR RLDRAM II SIO



RLDRAM II SIO Terminations





PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE RLDRAM II SIO





RLDRAM II CIO 1

PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM II



PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM



Setting	Shunt Position
50 Ohms	J22, PIN1- J19, PIN2
60 Ohms	J19: PIN1-PIN2
MAX Drive	J19: PIN2-PIN3


Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 13	of 35







RLDRAM II CIO 1 Terminations

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE RLDRAM II CIO



NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF
NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.






NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF
NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Wednesday, August 04, 2004	Sheet 14	of 35

RLDRAM II CIO 2


PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM II CIO 2



PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM



HSTL1 BYPASS CAPS FOR RLDRAM II CIO




Setting	Shunt Position
50 Ohms	J23, PIN1- J20, PIN2
60 Ohms	J20: PIN1-PIN2
MAX Drive	J20: PIN2-PIN3




RLDRAM II CIO 2 Terminations

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE






NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF

NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE RLDRAM II CIO 2



NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF



NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.




Stratix II Bank 1, Bank 2

Bank 1 (2.5V SSTL-2/2.5V LVCMOS)


Bank 2 (2.5V SSTL-2/2.5V LVCMOS)




DDR DEVICES INTERFACES




DDRA INTERFACE





DDR B INTERFACE



DDRC INTERFACE





DDRD INTERFACE




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 17	of 35

DDR SDRAM Page 1


Place this resistor as close to the DDR SDRAM as possible




DDR SDRAM SHARED SIGNALS INTERFACE



DDRA INTERFACE




DDR B INTERFACE




SSTL2

BYPASS CAPS FOR DDR SDRAM




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Wednesday, August 04, 2004	Sheet 18	of 35

DDR SDRAM Terminations, Page 1 (Shared Signals Between All DDR SDRAMs)




NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF


NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51.1 OHM PULL UP RESISTOR.




STRATIX II SIGNALS



DDR SDRAM SHARED SIGNALS




DDR SDRAM A & B Terminations, Page 2




NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF
 NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.


PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR'S




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR'S





STRATIX II SIGNALS




DDR SDRAM A & B SIGNALS




DDR SDRAM Page 2




DDR I SDRAM SHARED SIGNALS INTERFACE




DDRC INTERFACE



DDR D INTERFACE



DDR SDRAM C & D Terminations, Page 3






NOTE: THE FOLLOWING BYPASS CAPS ARE 0.1uF




NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 51 OR 51.1 OHM PULL UP RESISTOR.

Copyright (c) 2004 Altera Corporation. All Rights Reserved.




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE






PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR'S





PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE




PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR'S



STRATIX II SIGNALS



DDR SDRAM C & D SIGNALS



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Stratix II Memory Board I**


Size: B Document Number: 150-0310121-01 Rev: A

Date: Wednesday, August 04, 2004 Sheet 22 of 35


Stratix II Bank 7, Bank 8

Bank 7
(2.5V SSTL-2 / 2.5V LVCMOS)



Bank 8
(2.5V SSTL-2 / 2.5V LVCMOS)



DDR DIMM INTERFACE



DIP SWITCHES



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121




Title **Stratix II Memory Board I**

Size B Document Number 150-0310121-01 Rev A


Date: Wednesday, August 04, 2004 Sheet 23 of 35




DDR SDRAM DIMM



The DDR DIMM SOCKET IS FOR MICRON'S DIMM MODULE (MT8VDDT3264AG-40B)



BYPASS CAPS FOR DDR DIMM




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 24	of 35

DDR SDRAM DIMM Terminations Page 1



PLACE THESE COMPONENTS AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE

PLACE THESE COMPONENTS AS CLOSE AS POSSIBLE TO THE DDR DIMM



PLACE THESE COMPONENTS AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE

PLACE THESE COMPONENTS AS CLOSE AS POSSIBLE TO THE DDR DIMM



DDR SDRAM DIMM Terminations Page 2


NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 56 OR 56.2 OHM PULL UP RESISTOR.

PLACE THESE COMPONENTS AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR DIMM

PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE STRATIX II DEVICE


PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE DDR DIMM





DDRE A0	R412	10	DDRE ADR0	R238	56.2
DDRE A1	R414	10	DDRE ADR1	R236	56.2
DDRE A2	R413	10	DDRE ADR2	R234	56.2
DDRE A3	R405	10	DDRE ADR3	R233	56.2
DDRE A4	R410	10	DDRE ADR4	R232	56.2
DDRE A5	R403	10	DDRE ADR5	R230	56.2
DDRE A6	R406	10	DDRE ADR6	R229	56.2
DDRE A7	R407	10	DDRE ADR7	R258	56.2
DDRE A8	R408	10	DDRE ADR8	R228	56.2
DDRE A9	R400	10	DDRE ADR9	R227	56.2
DDRE A10	R404	10	DDRE ADR10	R237	56.2
DDRE A11	R409	10	DDRE ADR11	R225	56.2
DDRE A12	R415	10	DDRE ADR12	R223	56.2
DDRE A13	R396	10	DDRE ADR13	R261	56.2

DDRE BA0	R399	10	DDRE BANK0	R244	56.2
DDRE BA1	R401	10	DDRE BANK1	R241	56.2
DDRE BA2	R411	10	DDRE BANK2	R257	56.2
DDRE CASn	R394	10	DDRE COLn	R248	56.2
DDRE RASn	R402	10	DDRE ROWn	R245	56.2
DDRE WEn	R397	10	DDRE WRITEn	R246	56.2
DDRE CSn0	R392	10	DDRE SELn0	R247	56.2
DDRE CSn1	R393	10	DDRE SELn1	R251	56.2
DDRE CSn2	R398	10	DDRE SELn2	R259	56.2
DDRE CSn3	R395	10	DDRE SELn3	R260	56.2
DDRE CKE	R416	10	DDRE CLKE	R222	56.2
DDRE CKE1	R417	10	DDRE CLKE1	R221	56.2

STRATIX INTERFACE



DDR SDRAM DIMM INTERFACE



NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 56.2 OHM PULL UP RESISTOR.

NOTE: THE FOLLOWING BYPASS CAPS ARE TO BE PLACED IN PARALLEL WITH EVERY OTHER 56.2 OHM PULL UP RESISTOR.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title		Stratix II Memory Board I	
Size	Document Number	Rev	
B	150-0310121-01	A	
Date:	Wednesday, August 04, 2004	Sheet	26 of 35




Stratix II Bank 5, Bank 6

BANK 5 (3.3V LVTTTL)


BANK 6 (3.3V LVTTTL)




SEVEN SEGMENT DISPLAY



SRAM INTERFACE




SHARED BUS AND FLASH INTERFACE




DEBUG PORT




RS-232 INTERFACE





LED, DIPSWITCH INTERFACE












ETHERNET/MAC INTERFACE



SRAM, Flash Memory and Voltage Translators




One bank of 256K x 32 SRAM (two 256K x 16 parts in parallel) = 1Mbyte of SRAM



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 28	of 35

10/100 Ethernet Interface



INTERFACE PINS

ENET_BEn3	97	BE3#
ENET_BEn2	96	BE2#
ENET_BEn1	95	BE1#
ENET_BEn0	94	BE0#
ENET_AEN	41	AEN
FSE_A1	78	A1
FSE_A2	79	A2
FSE_A3	80	A3
FSE_A4	81	A4
FSE_A5	82	A5
FSE_A6	83	A6
FSE_A7	84	A7
FSE_A8	85	A8
FSE_A9	86	A9
FSE_A10	87	A10
FSE_A11	88	A11
FSE_A12	89	A12
FSE_A13	90	A13
FSE_A14	91	A14
FSE_A15	92	A15
FSE_D0	107	D0
FSE_D1	106	D1
FSE_D2	105	D2
FSE_D3	104	D3
FSE_D4	102	D4
FSE_D5	101	D5
FSE_D6	100	D6
FSE_D7	99	D7
FSE_D8	76	D8
FSE_D9	75	D9
FSE_D10	74	D10
FSE_D11	73	D11
FSE_D12	71	D12
FSE_D13	70	D13
FSE_D14	69	D14
FSE_D15	68	D15
FSE_D16	66	D16
FSE_D17	65	D17
FSE_D18	64	D18
FSE_D19	63	D19
FSE_D20	61	D20
FSE_D21	60	D21
FSE_D22	59	D22
FSE_D23	58	D23
FSE_D24	56	D24
FSE_D25	55	D25
FSE_D26	54	D26
FSE_D27	53	D27
FSE_D28	51	D28
FSE_D29	50	D29
FSE_D30	49	D30
FSE_D31	48	D31
ENET RESET	30	RESET
ENET ADSn	37	ADS#
ENET LCLK	42	LCLK
ENET IOCHRDY	38	ARDY
ENET RDYRTNn	46	RDYRTN#
ENET SRDYn	43	SRDY#
ENET INTRQ0	29	INTR0
ENET LDEVn	45	LDEV#
ENET IORn	31	RD#
ENET IOWn	32	WR#
ENET DATACSn	34	DATACSn
ENET CYCLEn	35	CYCLE#
ENET W_Rn	36	W/R#
ENET VLBUSn	40	VLBUS#


ENET_BEn[3..0]	ENET_BEn[3..0]	27
FSE_D[31..0]	FSE_D[31..0]	8,9,27,28
FSE_A[26..0]	FSE_A[26..0]	8,9,27,28
ENET RESET	ENET_RESET	8,9
ENET_DATACSn	ENET_DATACSn	27
ENET_AEN	ENET_AEN	27
ENET_IORn	ENET_IORn	27
ENET_IOWn	ENET_IOWn	27
ENET_IOCHRDY	ENET_IOCHRDY	27
ENET_LDEVn	ENET_LDEVn	27
ENET_SRDYn	ENET_SRDYn	27
ENET_INTRQ0	ENET_INTRQ0	27
ENET_VLBUSn	ENET_VLBUSn	27
ENET ADSn	ENET_ADSn	27
ENET LCLK	ENET_LCLK	27
ENET W_Rn	ENET_W_Rn	27
ENET RDYRTNn	ENET_RDYRTNn	27
ENET CYCLEn	ENET_CYCLEn	27

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	Stratix II Memory Board I	
Size	Document Number	Rev
B	150-0310121-01	A
Date:	Wednesday, August 04, 2004	Sheet 29 of 35




RS-232

PORT A




PORT B




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title		Stratix II Memory Board I
Size	Document Number	Rev
B	150-0310121-01	A
Date:	Wednesday, August 04, 2004	Sheet 30 of 35

Debug Proto Headers






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 31	of 35

Seven Segment Displays & LEDs



TEXAS INSTRUMENTS 74ALVCH16244_TSSOP48
BUFFER / DRIVER FOR SEVEN SEGMENT DISPLAYS






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 32 of 35	




Push Buttons / Dip Switches


PUSHBUTTON SWITCHES




DIPSWITCH




DIPSWITCH



DIPSWITCH
















DIPSWITCH



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Tuesday, October 19, 2004	Sheet 33	of 35



Stratix II Decoupling Capacitors




NOTE: PLACE ALL CAPACITORS ON THIS PAGE AS CLOSE AS POSSIBLE TO THE PINS OF THE STRATIX II DEVICE.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title: Stratix II Memory Board I		
Size: B	Document Number: 150-0310121-01	Rev: A
Date: Wednesday, August 04, 2004	Sheet: 34	of 35

MAX II TQ-144 SSO



Pin	Signal	Pin	Signal
1	IOB1_1	144	IOB2_144
2	IOB1_2	143	IOB2_143
3	IOB1_3	142	IOB2_142
4	IOB1_4	141	IOB2_141
5	IOB1_5	140	IOB2_140
6	IOB1_6	139	IOB2_139
7	IOB1_7	138	IOB2_138
8	IOB1_8	137	IOB2_137
11	IOB1_11	134	IOB2_134
12	IOB1_12	133	IOB2_133
13	IOB1_13	132	IOB2_132
14	IOB1_14	131	IOB2_131
15	IOB1_15	130	IOB2_130
16	IOB1_16	129	IOB2_129
21	IOB1_21	127	IOB2_127
22	IOB1_22	125	IOB2_125
23	IOB1_23	124	IOB2_124
24	IOB1_24	123	IOB2_123
27	IOB1_27	122	IOB2_122
28	IOB1_28	121	IOB2_121
29	IOB1_29	120	IOB2_120
30	IOB1_30	119	IOB2_119
31	IOB1_31	118	IOB2_118
32	IOB1_32	117	IOB2_117
		114	IOB2_114
		113	IOB2_113
		112	IOB2_112
		111	IOB2_111
		110	IOB2_110
		109	IOB2_109
		108	IOB3_108
		107	IOB3_107
		106	IOB3_106
		105	IOB3_105
		104	IOB3_104
		103	IOB3_103
		102	IOB3_102
		101	IOB3_101
		98	IOB3_98
		97	IOB3_97
		96	IOB3_96
		95	IOB3_95
		94	IOB3_94
		93	IOB3_93
		88	IOB3_88
		87	IOB3_87
		86	IOB3_86
		85	IOB3_85
		84	IOB3_84
		81	IOB3_81
		80	IOB3_80
		79	IOB3_79
		78	IOB3_78
		77	IOB3_77
		76	IOB3_76
		75	IOB3_75
		74	IOB3_74
		73	IOB3_73
		33	MAXII TMS
		36	MAXII TDI
		34	MAXII TDO
		35	MAXII TCK
		61	DEV_CLRn
		60	DEV_OE
		18	GCLK0p
		20	GCLK1p
		89	GCLK2p
		91	GCLK3p
		54	GNDINT
		128	GNDINT
		17	GNDINT
		92	GNDINT
		10	GNDIO
		115	GNDIO
		83	GNDIO
		99	GNDIO
		135	GNDIO
		26	GNDIO
		47	GNDIO
		65	GNDIO

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Stratix II Memory Board I		
Size B	Document Number 150-0310121-01	Rev A
Date: Thursday, August 19, 2004	Sheet 35	of 35

